Excellent knowledge of C, C++, SystemVerilog, UVM object oriented design as well as scripting language. Experience in ground up development and verification using UVM/SystemVerilog with IP and Subsystem verification as main objective using VCS. Advanced testbench architecture, microarchitecture, development, and implementation experience, including co verification. In dep